Double Data Rate Random Access Memory - significado y definición. Qué es Double Data Rate Random Access Memory
Diclib.com
Diccionario en línea

Qué (quién) es Double Data Rate Random Access Memory - definición

TYPE OF COMPUTER MEMORY
DDR200; DDR266; DDR-SDRAM; DDR RAM; PC3200; PC4200; DDR DRAM; DDR333; DDR400; PC2700; Double-data-rate synchronous dynamic random access memory; PC1600; PC2100; PC3200 CL3; PC-2700; PC 2700; DDR PC3200; PC-3200; DDR memory; DDR-RAM; DDR1 SDRAM; Double Data Rate Random Access Memory; DDR 1; Double data rate SDRAM
  • Single generic DDR memory module
  • A Samsung DDR SDRAM 64 Mbit chip
  • die]] of a Samsung DDR-SDRAM 64MBit package

Double Data Rate Random Access Memory         
<storage> (DDR-RAM, DDR-SDRAM ...Synchronous...) RAM that transfers data on both 0-1 and 1-0 clock transitions, theoretically yielding twice the data transfer rate of normal RAM or SDRAM. {DDR-RAM Article (http://pcreview.co.uk/Article.php?aid=9)}. {DDR-SDRAM Article (http://www4.tomshardware.com/mainboard/00q4/001030/)}. (2001-05-24)
DDR-SDRAM         
DDR-RAM         

Wikipedia

DDR SDRAM

Double Data Rate Synchronous Dynamic Random-Access Memory (DDR SDRAM) is a double data rate (DDR) synchronous dynamic random-access memory (SDRAM) class of memory integrated circuits used in computers. DDR SDRAM, also retroactively called DDR1 SDRAM, has been superseded by DDR2 SDRAM, DDR3 SDRAM, DDR4 SDRAM and DDR5 SDRAM. None of its successors are forward or backward compatible with DDR1 SDRAM, meaning DDR2, DDR3, DDR4 and DDR5 memory modules will not work in DDR1-equipped motherboards, and vice versa.

Compared to single data rate (SDR) SDRAM, the DDR SDRAM interface makes higher transfer rates possible by more strict control of the timing of the electrical data and clock signals. Implementations often have to use schemes such as phase-locked loops and self-calibration to reach the required timing accuracy. The interface uses double pumping (transferring data on both the rising and falling edges of the clock signal) to double data bus bandwidth without a corresponding increase in clock frequency. One advantage of keeping the clock frequency down is that it reduces the signal integrity requirements on the circuit board connecting the memory to the controller. The name "double data rate" refers to the fact that a DDR SDRAM with a certain clock frequency achieves nearly twice the bandwidth of a SDR SDRAM running at the same clock frequency, due to this double pumping.

With data being transferred 64 bits at a time, DDR SDRAM gives a transfer rate (in bytes/s) of (memory bus clock rate) × 2 (for dual rate) × 64 (number of bits transferred) / 8 (number of bits/byte). Thus, with a bus frequency of 100 MHz, DDR SDRAM gives a maximum transfer rate of 1600 MB/s.